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Abstract: Microring resonators are an interesting de-
vice to build integrated optical interconnects, but their
asymmetric loss behavior could limit the scalability of
classical optical interconnects. We present new inter-
connects able to increase scalability with limited com-
plexity.
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1. Introduction
The need to carry petabytes of information in high-
performance computing systems, and recent break-
throughs in CMOS-compatible silicon photonic are
boosting the penetration of optical technologies into in-
terconnection systems. Promising for optical switch-
ing are silicon microring resonators, small foot-print de-
vices that have been used for filtering, delaying or mod-
ulating optical signals. In this papera we first describe
some Switching Elements (SE) based on microring res-
onators. Second, we highlight scalability and com-
plexity limitations of two classical interconnects using
microring-based SEs as building blocks. Finally, we
propose new hybrid architectures to improve the scala-
bility of microring-based optical interconnects.
2. Microring-based switching elements
Fig 1a illustrates a simple structure of a 1x2 microring-
based SE (called 1B-SE). Optical signals entering the
input port can be deflected either to the drop port, when
the ring is properly tuned to the input signal wavelength
(for instance by carrier injection [1]), or to the through
port in the normal non-tuned ring state. This 1B-SE
presents an asymmetric behavior: experimental mea-
surements [2] show that input signals coupled into the
ring suffer larger power losses (due to the propagation
inside the ring and the ring-waveguide coupling) than
signals routed to the through port. This will also lead
to a larger coherent (in-band) crosstalk cumulation in
an optical interconnect made of several SEs. Fig. 1b
depicts an implementation of a basic 2x2 SE (called
2B-SE) based on two 1B-SEs jointly controlled to pro-
vide two switching states: the bar state (in1→out1,
in2→out2) and the cross state (in1→out2, in2→out1).
Each ring deflects (lets pass) the corresponding optical
input signal to the drop (through) port of the respective
1B-SE when the 2B-SE is configured in the bar (cross)
state. Hence, 2B-SE exhibits an asymmetric behavior
too: power losses are higher in the bar state, whereas
they are negligible in the cross state [3]. In general,
we say that microring-based SEs present a High-Loss
State (HLS) and a Low-Loss State (LLS). Fig. 1c shows
the newly proposed 2x2 Mirrored-SE (called 2M-SE).
By cross-connecting input ports, the 2M-SE swaps HLS
and LSS with respect to 2B-SE: the bar configuration,
aThis work was partially supported by the BONE project, a Net-
work of Excellence funded by the European Commission within the 7th
Framework Programme.
corresponding to (in1→out1, in2→out2) is now real-
ized by setting up the internal 2x2 SE in the cross
state, whereas the cross state (in1→out2, in2→out1)
is achieved with an internal bar state.
(a) 1x2 Basic SE (b) 2x2 Basic SE (c) 2x2 Mirrored SE
Fig. 1: Elementary microring-based switching elements
3. Interconnection Architectures
We now study larger (i.e., with more ports) intercon-
nects built as compositions of the above described SEs.
For maximum scalability, we aim at minimizing the max-
imum number of SEs in HLS (either the drop port for a
1B-SE, the bar-state for a 2B-SE, or the cross-state for
a 2M-SE) crossed by optical signals for every possible
input/output connection. We denote by XC the max-
imum number of SEs configured in HLS that an input
signal must cross in the optical interconnect.
Fig. 2a shows a 4x4 crossbar, based on 1B-SEs; col-
umn waveguides are the inputs and row waveguides
are the outputs. The crossbar exhibits the best scalabil-
ity performance, since each input can be connected to
any output crossing a single HLS SE (hence XC = 1).
Despite its optimal scalability performance, the cross-
bar shows a high complexity, assessed in terms of num-
ber of microrings, equal to N2. As a consequence, it
exhibits a large footprint and requires controlling a large
number of SEs.
(a) 4x4 microring-based crossbar (b) 8x8 Benes network
Fig. 2: Interconnection networks considered
The definition of non-blocking networks less complex
than the crossbar naturally leads to multistage inter-
connects, among which we consider here the Benes
network. Benes networks exhibit several advantages,
such as a straightforward recursive construction rule,
a simple routing and re-arranging algorithm and es-
pecially, a complexity (number of crosspoints) asymp-
totically close to the minimum. Fig. 2b shows a 8x8
Benes network. A N × N Benes network permits any
one-to-one interconnection between inputs and outputs
using a number of stages (columns of SEs) equal to
S = 2 log2 N − 1, each stage including N/2 2x2 SEs.
Hence, the complexity of a N×N Benes network scales
as Θ(2N log2 N), as each 2x2 SE includes 2 rings. De-
spite this complexity reduction, XC = S for worst-case
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paths in a Benes network. Thus, classical multistage
architectures don’t scale to large port counts because
their physical impairments grow with the network depth
S.
(a) Mirrored architecture (b) Plane Selector
Fig. 3: Mirrored architecture and plane selector
To improve scalability of multistage networks (i.e., to
reduce XC) we present here the mirroring technique
and the new Hybrid Benes-Crossbar (HBC) architec-
ture. The main idea behind the mirroring technique
can be illustrated through Fig. 3a. Onto two differ-
ent spatial planes, we build two interconnection net-
works which are topologically indistinguishable. On
the normal plane we build an interconnection architec-
ture based on 2B-SEs, whereas on the mirrored plane
we deploy the same interconnection network exploiting
2M-SEs. All inputs connect to both planes by means of
the plane selector depicted in Fig. 3b (which requires
one extra HLS SE). Each output collects information
from the two planes by means of a coupler (at a negligi-
ble impairments cost with respect to a ring). Exploiting
the 2M-SE property of swapping HLS and LLS, all the
input/output connections that would cross K ≥ S/2+ 1
HLS 2B-SEs in the normal plane can now be routed
on the mirrored plane, actually crossing (S − K) HLS
2M-SEs. Thus, by using the mirroring technique, XC
reduces to S/2+1 instead of S as in the original single-
plane architectures.
The HBC solution instead combines the crossbar
and the Benes network, and is based on the obser-
vation that a N × N Benes network is made of two
edge stages of SEs connected to two (N/2) × (N/2)
non-blocking networks in the middle stage. These
non-blocking networks are usually Benes networks as
well. However, being crossbars non-blocking and opti-
mal in terms of scalability, they can be employed in the
middle stage of a multistage network and then inter-
connected according to the Benes pattern using edge
stages composed by 2x2 SEs. In Fig. 4, four 4x4 cross-
bars are used as middle stages to build a 16x16 in-
terconnect. These crossbars are firstly employed as
building blocks for two 8x8 networks (shaded in Fig. 4),
which are then interconnected to build the 16x16 net-
work. The HBC complexity CHBC(N,m) scales as
Θ
(
2N log2
N
m
+ Nm
)
, where 2 ≤ m ≤ N is the size
of the inner crossbars used in the middle stage (m = 4
in Fig. 4). Note that, when m = 2 or m = N , the
HBC architecture degenerates into a Benes or a cross-
bar network, respectively. Hence, differently from a
Benes network, the HBC architecture is always feasi-
ble (by adapting m to the maximum acceptable XC),
and presents a constructive rule depending on N and
XC: m can be derived from XC ≤ 2 log2 Nm +1. When
mirroring is applied to the HBC architecture (M-HBC),
it is possible to show that mM-HBC = 2m2HBC/N with re-
spect to the single plane solution for a given value of
XC, and that its complexity scales as CM-HBC(N,m) =
Θ
(
2
(
CHBC(N, 2
m2
N
) + N
))
.
Fig. 4: Hybrid Benes-Crossbar (HBC) network
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Fig. 5: Complexity and scalability for crossbar, Benes and
hybrid Benes-crossbar networks
4. Complexity and scalability
Fig. 5 shows the complexity for the crossbar, the Benes
and the HBC networks varying their number of in-
put/output ports N . We considered both single plane
(identified by the continuous lines) and mirrored ar-
chitectures (identified by the “M-” prefixes and by the
dashed lines). In addition, we consider XC = 6 and
XC = 12 to illustrate two feasibility conditions charac-
terized by a maximum of allowed number of crossed
HLS SEs which is either quite low or rather high, re-
spectively. m in HBC networks is chosen as to achieve
the given XC. The larger figure refers to “small” in-
terconnects (N ranging from 24 to 211), whereas the
smaller figure refers to “large” systems (N ranging from
210 to 216). The Benes network (only shown for XC =
12) exhibits the lower complexity but also the poorest
scalability performance. Exploiting mirroring, the maxi-
mum size of a feasible Benes increases from N to N2
for a given XC. The HBC architecture is always fea-
sible; indeed, appropriately dimensioning m, XC can
be upper bounded to 2 log2
N
m
+ 1. Regarding HBC,
mirrored solutions lead to larger complexity for smaller
interconnects, whereas mirroring becomes complexity-
advantageous when the interconnect size increases.
Fig. 5 shows only the M-HBC architectures compliant
with the feasibility condition mM-HBC ≥ 2. Note that, the
smaller XC, the smaller the size of the HBC intercon-
nect for which mirroring becomes complexity-effective.
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